

## Recent Developments in Electrical Metrology for MOS Fabrication

Gate Engineering Channel Engineering Source-Drain Extension Engineering

> George A. Brown SEMATECH Mark C. Benjamin Solid State Measurements,Inc.





## Gate Engineering

George A. Brown SEMATECH





- Brief Roadmap Review
- Traditional Gate Dielectric Electrical Metrology
  - Measurements, analysis, and limitations
- Improved Methods and Recent Developments
  - Critical C-V measurement parameters
    - High frequency
    - Low series resistance test structures
    - Adequate area resolution
  - UHFCAP structure
  - Multi-frequency C-V, D-ω characteristics
  - Interface State (D<sub>it</sub>) Measurement: charge pumping
  - In-line C-V Measurements
- Summary



#### ITRS Roadmap for High Performance Gate Dielectrics (2004 update)



• Scaling beyond 1 nm, 10<sup>3</sup> A/cm<sup>2</sup> is almost upon us!



Parameter	Traditional Measurement Technique	Traditional Analysis Technique	Shortcomings for Advanced Devices	Improved Measurement Technique	Improved Analysis Technique
Oxide thickness, CET	100 kHz/1 MHz MOS C-V	Classical Poisson's Law Models	C-V distortion from high gate leakage	Low-Rs test structures, UHF C-V	Multi-element equivalent circuits
Oxide thickness, EOT	100 kHz/1 MHz MOS C-V	Classical Poisson's Law Models	Failure to account for quantum confinement, poly depletion		Schrodinger solvers for EOT
Interface State Density, Dit	Quasi-static C-V	Classical Poisson's Law Models	Gate leakage dominates quasi-static data	Charge pumping Brew's Dit	Pulse level, rise time to separate bulk trapping from Dit
Oxide Charge Tgrapping	MOS C-V Hysteresis	$\Delta V$ fb	inaccurate, poorly defined for high-k	Pulsed transient Id-Vg	Pulse rise time analysis

New methodologies must be developed to deal with the characteristics of radically scaled gate dielectric stacks.



- High leakage gate stacks are modeled as parallel RC equivalent circuits.
- To resolve the capacitance, use of higher frequencies will reduce the capacitive impedance, making that element dominate the parallel resistance/conductance.
- But this only works if there is negligible parasitic series resistance in the test structure. Use of higher frequencies if series resistance is present only makes the capacitive impedance of interest negligible in comparison with R<sub>s</sub>.







### Requirements for EOT Measurement of High Leakage Gate Stacks

- 1. Capacitor test structure design with minimum series resistance.
  - Topside electrical contact to the capacitor substrate is required to eliminate the wafer chuck from the measurement circuit.
- 2. Use of measurement frequencies high enough to reduce the effect of the parallel conductance of the gate stack. <u>Dissipation factor must be reduced sufficiently to permit</u> <u>accurate measurements.</u>
- 3. Geometric resolution of the test structure effective area must be adequate to assure accurate and precise definition of EOT.



# <sup>®</sup>1-Port Philips UHF MOSCAP Design





- Designed for low series resistance
- Uses 3-point (G-S-G) UHF probe head
- 720 1.0x2.6 µm capacitor elements
- Right and left ground pads connect p-well to S/D.

Multi-Frequency MIS C-V Measurements on the Philips UHF MOSCAP



Measurement: Agilent 4294A Precision Impedance Analyzer – IV Probe mode

- Frequency-invariant C-V data can be obtained in wafer form on 2 nm SiO<sub>2</sub> films with properly designed test structures.
- Some frequency dispersion is seen on more highly scaled high-k devices. ٠



## SSI Return to the second dependence of the second dependen



## Dit: Comparison of Charge Pumping Techniques

Fixed Base, Variable Amplitude Charge Pumping (into accumulation)



Fixed Base, Variable Amplitude Charge Pumping (into inversion)

• These techniques provide alternative ways to characterize traps and trapping processes in high-k films.

• Information on energy and depth distribution of the traps may be obtained from these curves.



Slide 050309002



### **EM-probe Description**



Small contact area provides superior performance for ultra-thin dielectrics





Slide 050309002

In-line Measurement of CET/EOT with EM-probe



 Device-correlatable CET/EOT measurements can be made in-line for real-time process control down to ~1 nm.



(R)



# Channel Engineering SDE Engineering

Mark C. Benjamin Solid State Measurements, Inc.



**Relationship Between Dose and N<sub>SURF</sub>** 



## **SSI**<sup>®</sup>EM-gate Equilibrium CV Comparison



**Sensitivity: Nsurf versus Implant Dose** 





(R)

Major Device and Materials Issues with USJ S/D Structures

- Goal: Increase Electrically Active N and Decrease W
- Ideal ► BOX Profile!!



- Sheet Resistance (R<sub>s</sub>)
- Surface Carrier Density <u>N<sub>SURF</sub>)</u>
- Junction Depth (X)
- **Carrier Density Profile** Shape

- **Junction Leakage** 
  - Sensitive to Implant EOR Damage •



**4pp: Conventional vs EM-Probe** 



Sheet Resistance =  $R_s = CF(V/I)$ 

Sheet Resistance =  $R_s = CF(V/I)$ 



(R)



#### **EM-probe Description**



Small contact area provides superior performance for ultra-thin dielectrics





Slide 050309002

**EM-Probe CV and IV: Non-penetrating** 

 EM-Probe CV and IV is used extensively to measure dielectrics with thicknesses less than 1 nm.



### Basic Principle of Four Point Probe (4pp) Method for R<sub>s</sub>



**Conventional versus EM-Probe 4pp R<sub>s</sub> Case 1: P+ USJ Structures** 



**R**<sub>S</sub> – **N**<sub>SURF</sub> Correlation: General Considerations

Correlation Depends on Activation and x<sub>1</sub>



- Gate Engineering requires new measurement and analysis techniques
- Channel engineering requires new measurement techniques for inline metrology
  - Equilibrium Nsurf extends usefulness
- Source-Drain Extensions (USJ) require new measurement techniques
  - Junction leakage requires thought -> Nsurf?

