Take a sneak peek at the new NIST.gov and let us know what you think!
(Please note: some content may not be complete on the beta site.).
NIST Authors in Bold
|Author(s):||Chukwudi A. Okoro; Lyle E. Levine; Ruqing Xu; Klaus Hummler; Yaw S. Obeng;|
|Title:||Synchrotron-Based Measurement of the Impact of Thermal Cycling on the Evolution of Stresses in Cu Through-Silicon Via|
|Published:||June 30, 2014|
|Abstract:||One of the main causes of failure during the lifetime of microelectronics devices is their exposure to fluctuating temperatures. In this work, synchrotron-based X-ray micro-diffraction is used to study the evolution of stresses in copper through-silicon via (TSV) interconnects ,as-receivedŠ and after 1000 thermal cycles. For both test conditions, the significant fluctuation in the measured principal and shear stresses with depth is attributed to variations in the Cu grain orientation. The mean hydrostatic stresses along the entire length of the Cu TSV that had undergone 1000 thermal cycles (123 ± 37 MPa) were found to be 8 times greater than those of the ,as-receivedŠ Cu TSVs; this effect is attributed to the increase in strain-hardening. On the other hand, the low mean hydrostatic stresses, ≈ 16 ± 44 MPa, in the ,as-receivedŠ Cu TSV were the result of room temperature stress relaxation. The evolution in stresses with thermal cycling is a clear indication that the impact of Cu TSV on front-end-of-line (FEOL) device performance, will change through the lifetime of the 3D stacked dies, and ought to be accounted for during front-end-of-line (FEOL) keep-out-zone design rules development.|
|Citation:||Journal of Applied Physics|
|Pages:||pp. 243509-1 - 243509-7|
|Research Areas:||Semiconductors, Synchrotron, Interconnect and Packaging Metrology, Materials Science|
|DOI:||http://dx.doi.org/10.1063/1.4885461 (Note: May link to a non-U.S. Government webpage)|
|PDF version:||Click here to retrieve PDF version of paper (1MB)|