Take a sneak peek at the new NIST.gov and let us know what you think!
(Please note: some content may not be complete on the beta site.).
NIST Authors in Bold
|Author(s):||Pragya R. Shrestha; Adaku Ochia; Jason P. Campbell; Canute I. Vaz; Jihong Kim; Kin P. Cheung; Helmut Baumgart; Gary Harris;|
|Title:||Current Compliance Circuit to Improve Variation in ON State Characteristics and to Minimize RESET Current|
|Published:||October 07, 2012|
|Abstract:||The wide distribution of ON and OFF values and high SET current in resistive memory is attributed to the high current overshoot during the SET process. In this paper we show a circuit which is capable of precisely limiting the current during SET process. The circuit can achieve an overshoot free SET current as low as 20 µA within 500 ps. This results in less than 200 µA of device RESET current while maintaining a relatively large RON/ROFF ratio greater than 104.|
|Conference:||ECS Fall Meeting 2012|
|Proceedings:||ECS FAll Meeting Trasnsaction|
|Dates:||October 7-12, 2012|
|Research Areas:||Semiconductors, Instrumentation|