# Determination of Work Functions in the $Ta_{1-x}Al_xN_y/HfO_2$ Advanced Gate Stack Using Combinatorial Methodology

Kao-Shuo Chang, Martin L. Green, Jason R. Hattrick-Simpers, Ichiro Takeuchi, John S. Suehle, *Senior Member, IEEE*, Ozgur Celik, and Stefan De Gendt

Abstract—Combinatorial methodology enables the generation of comprehensive and consistent data sets, compared with the "one-composition-at-a-time" approach. We demonstrate, for the first time, the combinatorial methodology applied to the work function  $(\Phi_m)$  extraction for  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  alloys as metal gates on HfO2, for complementary metal-oxide-semiconductor applications, by automated measurement of over 2000 capacitor devices. Scanning X-ray microdiffraction indicates that a solid solution exists for the  $Ta_{1-x}Al_xN_y$  libraries for  $0.05 \le x \le 0.50$ . The equivalent oxide thickness maps offer a snapshot of gate stack thermal stability, which show that  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  alloys are stable up to 950 °C. The  $\Phi_m$  of the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  libraries can be tuned as a function of gate metal composition over a wide  $(0.05 \leq x \leq 0.50)$  composition range, as well as by annealing. We suggest that  $Ta_{0.9}Al_{0.1}N_{1.24}$  gate metal electrodes may be useful for p-channel metal-oxide-semiconductor applications.

Index Terms—Combinatorial methodology, complementary metal-oxide-semiconductor (CMOS), equivalent oxide thickness (EOT), flatband voltage,  $\text{Ta}_{1-x}\text{Al}_x\text{N}_u$ , work function.

# I. Introduction

GGRESSIVE scaling of complementary metal—oxide—semiconductor (CMOS) transistors to meet the requirement of the International Technology Roadmap for Semiconductors has made the traditional gate stack, SiO<sub>2</sub> gate dielectric and polycrystalline Si (poly-Si) gate electrode, unsuitable for future integrated circuits [1]. High leakage

Manuscript received January 14, 2008; revised April 25, 2008. Current version published September 24, 2008. This work was performed in part at the NIST Center for Nanoscale Science and Technology's Nanofab facility in Gaithersburg, MD. The review of this paper was arranged by Editor H. S. Momose.

- K.-S. Chang is with the National Institute of Standards and Technology, Gaithersburg, MD 20899 USA, and also with the Department of Materials Science and Engineering, University of Maryland, College Park, MD 20742 USA (e-mail: kao-shuo.chang@nist.gov).
- M. L. Green is with the Materials Science and Engineering Laboratory, National Institute of Standards and Technology, Gaithersburg, MD 20899 USA.
- J. R. Hattrick-Simpers is with the National Institute of Standards and Technology, Gaithersburg, MD 20899 USA.
- I. Takeuchi is with the Department of Materials Science and Engineering, University of Maryland and the Center for Superconductivity Research, College Park, MD 20742 USA (e-mail: takeuchi@squid.umd.edu).
- J. S. Suehle is with the Semiconductor Electronics Division, National Institute of Standards and Technology, Gaithersburg, MD 20899 USA.
- O. Celik is with the Department of Chemistry and Chemical Biology, Rutgers University, Piscataway, NJ 08854 USA.
- S. De Gendt is with IMEC, 3001 Leuven, Belgium, and also with Department of Chemistry, Katholieke Universiteit Leuven, 3000 Leuven, Belgium.
- Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2008.2003091

current density  $(J_L)$ , poly-Si depletion, and boron dopant diffusion are the most urgent gate stack problems to be solved [2]–[4]. In the past decade, high- $\kappa$  gate dielectrics compatible with poly-Si gate processing have been studied extensively, and HfO<sub>2</sub>, Hf-Si-O, and Hf-Si-O-N, among others, have been identified as promising replacements for SiO<sub>2</sub> [2], [4]–[6]. However, the selection of metal gate substitutes for poly-Si, which are compatible with the new high- $\kappa$  gate dielectrics, is not as advanced. For highperformance CMOS applications, the metal gate electrodes must have work functions  $(\Phi_m)$  aligned with the conduction  $(4.05 \pm 0.2 \text{ eV})$  and valence  $(5.17 \pm 0.2 \text{ eV})$  bands of Si for n-channel metal-oxide-semiconductor (NMOS) and p-channel metal-oxide-semiconductor (PMOS) applications, respectively [7]. This can be achieved with either two metals or one metal processed in two different ways. Among the many metal gate candidates, TaN has shown very useful  $\Phi_m$  tunability by alloying with various elements [8]–[12]. In particular,  $Ta_{1-x}Al_xN_y$  alloys are easily formed with very good electrical and chemical properties [13].

The systematic measurement of  $\Phi_m$  across the wide composition range of  $Ta_{1-x}Al_xN_y$  alloys is not trivial, since capacitor fabrication and characterization based on a "one-compositionat-a-time" approach are extremely time consuming. As a result, to date, only sparse data are available for this metal gate alloy system [14]. Combinatorial methodology enables the generation of a much more comprehensive and uniform data set, since it allows high throughput measurements on a "library" film that contains the entire compositional variation [15]-[17]. The goal of this research is to demonstrate the efficiency of combinatorial techniques for the rapid determination of  $\Phi_m$  of  $Ta_{1-x}Al_xN_y$  metal gate alloys through the deposition of a binary composition spread [18]. We have, for the first time, systematically extracted  $\Phi_m$  as a function of composition for the  $Ta_{1-x}Al_xN_y/HfO_2$  advanced gate stack, using capacitance–voltage (C-V) characterization analysis.

# II. EXPERIMENTAL PROCEDURE

 ${
m Ta}_{1-x}{
m Al}_x{
m N}_y$  libraries (composition spread films) were fabricated at room temperature in a radio-frequency reactive magnetron sputtering system. Ta and Al targets were mounted in two separate guns and reactively sputtered in  ${
m Ar/N}_2$  at a pressure of 0.6 Pa. The chamber is equipped with a moving shutter system, which allows one to reactively sputter wedges of TaN and AlN. The wedge heights can be as small as 0.4 nm.

The substrate is rotated by 180° between the deposition of alternate TaN and AlN wedges; thus, the library is intimately mixed at the atomic level, even in the as-deposited state. The final library film thickness of 50 nm results from more than a hundred wedge-pair depositions [19]. In this way, the library film is almost pure TaN on one end, and AlN on the other. The library film is about 15 mm  $\times$  15 mm in size. To calibrate the wedge profile, and therefore the composition variation across the library, 3-nm-high TaN wedges were deposited with multiple passes of the shutter ( $\approx 0.4$  nm for each pass). Rutherford backscattering spectroscopy (RBS) was used to determine the Ta areal density (Ta/cm<sup>2</sup>) as a function of position on the wedge, which turned out to be linear with the position [19]. The AlN wedges were calibrated by atomic force microscopy profilometry, since they could not be calibrated by RBS due to the similar atomic number of Al and Si. Wavelength dispersive spectroscopy (WDS) was used to verify the composition spread of the library films. Nitrogen stoichiometry was also determined by RBS for a pure  $TaN_y$  film; y was found to be equal to 1.24. A scanning X-ray microdiffractometer (D8 DISCOVER with GADDS by Bruker-AXS) was used to study the structure of the  $Ta_{1-x}Al_xN_y$  libraries.

Identical  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  libraries were deposited on four different dielectric stack thicknesses.  ${\rm SiO}_2$  films, either 4, 5, 6, or 10 nm thick, were grown by steam oxidation on 300-mm-diameter p-type (resistivity of 15 to 25  $\Omega$  · cm) wafers. A 3-nm atomic layer deposited (ALD) HfO<sub>2</sub> film was grown on top of each of these  ${\rm SiO}_2$  films. Thus, from the C-V analysis of the four libraries  ${\rm [Ta}_{1-x}{\rm Al}_x{\rm N}_y/{\rm HfO}_2(3~{\rm nm})/{\rm SiO}_2$  (4, 5, 6, or 10 nm)], we could systematically extract  $\Phi_m$  as a function of gate electrode composition.

#### III. RESULTS AND DISCUSSION

Fig. 1(a) schematically shows the library film, where each dot represents a capacitor. The composition is systematically changing from TaN-rich to AlN-rich along the y-direction. The resulting average composition variation is shown in Fig. 1(b). A wide range of average compositions  $x = 0.05 \ (\pm 1\% \ \text{atomic})$ ratio) to 0.85 (±1% atomic ratio) was achieved in the library films. Pure TaN and AlN regions are not achievable on the library film because both targets must be sputtered continuously, and there is a small gap between the shutter and the substrate, which allows the introduction of a small amount of material from the Al target, for example, when the Ta target is depositing a wedge. The slight composition shift in the xdirection is due to a small deposition rate variation across the sample area. In order to take this variation into account, we averaged the capacitor data along the isocompositional stepwise rows (example marked in the figure).

Fig. 2(a) shows the diffraction pattern plot of the  $Ta_{1-x}Al_xN_y$  libraries taken with a 0.5-mm-diameter X-ray beam. The diffraction was taken with the  $\omega$ -scan mode, and intensities are integrated in the  $\chi$  direction for each  $2\theta$  angle. As shown in the figure, the intensity of the (111) peak of face centered cubic (FCC)  $Ta_{1-x}Al_xN_y$  systematically decreases from x=0.05 toward x=0.45. This tracks the evolution of the  $Ta_{1-x}Al_xN_y$  composition spreads. No AlN or other intermetallic compounds were observed. Fig. 2(b) shows the top




Fig. 1. Characterization of the compositions for the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  library. (a) Composition map of the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  composition spread, as determined by WDS. The dimension of the library is 15 mm  $\times$  15 mm. Each dot represents a MOSCAP. (b) Plot of the compositional variation across the sample. Each point was derived by averaging the compositions along isocompositional stepwise rows. A wide range of average compositions x=0.05 to 0.85 was achieved.

view of the plot in a smaller  $2\theta$  range ( $30^{\circ}$  to  $40^{\circ}$ ). The (111) peak was observed systematically shifting toward higher  $2\theta$  values, which is consistent with the fact that the smaller lattice parameters of  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  are formed with the increasing Al ratio [(Ta) r=0.209 nm, and (Al) r=0.182 nm]. This suggests a solid solution of  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  throughout the range  $0.05 \le x \le 0.50$ .

A side view of a typical  $Ta_{1-x}Al_xN_y/HfO_2/SiO_2$  capacitor structure is shown in Fig. 3(a). These metal-oxidesemiconductor capacitors (MOSCAPS) were directly formed by deposition of the  $Ta_{1-x}Al_xN_y$  library film on top of the wafer through a stainless steel shadow mask with hundreds of nominal 150- $\mu$ m-diameter openings. We have measured the diameters of 50 MOSCAPS at random across a typical library and found the average diameter to be 146.7  $\mu$ m with a standard deviation of 1.9  $\mu$ m. The configuration of the mask is shown in Fig. 3(b). After the deposition of the metal gate libraries, they were given a forming gas anneal [(FGA), 90% N<sub>2</sub>/10% H<sub>2</sub>] at 500 °C for 30 min. C--V curves were measured at 1 kHz to avoid series resistance. An inductance-capacitance-resistance (LCR) meter with a parallel resistance-capacitance circuit mode was used to measure capacitance with the modulation signal level set at 50 mV. The C-V curves were automatically measured on more than 2000 MOSCAPS on the four library samples. A standard program [20] was used to fit the measured C-V curves, from which equivalent oxide thickness (EOT) and flatband voltage  $(V_{\mathrm{fb}})$  were extracted.  $\Phi_m$  was extracted by extrapolating  $V_{\rm fb}$  as a function of EOT. After analyzing the C–Vdata of the FGA library samples, they were given rapid thermal anneals (RTAs) at 900 °C, 950 °C, and 1000 °C for 5 s. The C-V curves were again measured after each of these anneals to assess the thermal stability of the  $Ta_{1-x}Al_xN_y/HfO_2/SiO_2$ gate stacks.

EOT, readily extracted from the C-V analysis, offers a snapshot of gate stack thermal stability. Fig. 4 shows the typical EOT maps, in this case, for the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y/{\rm HfO}_2(3~{\rm nm})/{\rm SiO}_2$  (6 nm) gate stack after FGA, 900 °C, 950 °C, and 1000 °C





Fig. 2. Characterization of the structures of the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  library. (a) Three-dimensional plot of the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  composition spread, as determined by the scanning X-ray microdiffraction. (b) Top view of the plot from  $2\theta=30^\circ$  to  $2\theta=40^\circ$ .






Fig. 3. Schematic drawing of the design of the library. (a) Side view of a typical  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y/{\rm HfO}_2/{\rm SiO}_2$  gate stack (not to scale). (b) Layout of the shadow mask.

RTAs. Only the data for metal gates with  $x \le 0.5$  are shown; higher Al contents show decreasing conductivity, since AlN is a wide bandgap semiconductor. The missing dots are indicative of capacitors that failed (i.e., these devices did not exhibit wellbehaved C-V characteristics and could not be automatically fitted) as a result of the thermal treatment. As can be seen in the figure, more MOSCAPS degrade with increasing anneal temperature for gates with x < 0.35; very few failures are seen for higher Al content gates (x > 0.35). Generally, the average EOT is as predicted from the HfO<sub>2</sub>(3 nm)/SiO<sub>2</sub> (6 nm) stack (EOT  $\cong$  6.7 nm) for anneals up to 950 °C, except for the values close to the Al-rich end, where the EOT deviations (about 0.5 nm) might be due to increased series resistance due to the decreased conductivity of  $Ta_{1-x}Al_xN_y$  alloys with high Al content. Such agreement is a qualitative indication of the thermal stability of the gate stack, i.e., that no extensive reaction has occurred between the gate metal electrode and HfO<sub>2</sub>. However, deviations from the expected EOT value were observed after the 1000 °C anneal. Hafnium silicate might be formed over the whole discussed composition range, particularly for  $x \le 0.25$ (note the yellow and orange points). Higher EOTs are observed, which is an indicative of the formation of a lower dielectric

constant material (HfSiO) in the HfO<sub>2</sub> layer [21]–[23]. For  $0.3 \le x \le 0.5$ , more Al atoms might diffuse into HfO<sub>2</sub>, thus forming higher k dielectrics (hafnium aluminate) which lower EOTs (note the dark blue points). This has been observed by others [24].

Leakage current density  $(J_L)$  is also a measure of thermal stability of the gate stacks. Statistically reliable  $J_L$  values were obtained by averaging ten consecutive measurements at an applied dc gate bias of 1 V on hundreds of MOSCAPS. The  $J_L$  map is shown in Fig. 5. We found that  $J_L$  varied between  $10^{-9}$  to  $10^{-10}$  A/cm<sup>2</sup> for our thinnest gate stack [HfO<sub>2</sub>(3 nm)/SiO<sub>2</sub>(4 nm)/Si] even after the 1000 °C anneal. These low leakages are consistent with a 4.6 EOT gate stack that was subjected to a high thermal budget [25].

Fig. 6 shows a plot of  $V_{
m fb}$  as a function of Al content for the four different gate stacks  $Ta_{1-x}Al_xN_y/HfO_2(3 \text{ nm})/SiO_2$ (4, 5, 6, or 10 nm) after FGA. A systematic decrease of  $V_{\rm fb}$ with increasing Al content is observed for the four gate stacks, which implies a decrease of  $\Phi_m$ . This will be discussed later. All four curves in Fig. 6 show the same decreasing trend of  $V_{\rm fb}$ with Al concentration. This can be attributed to the fact that the same  $Ta_{1-x}Al_xN_y/HfO_2/SiO_2$  interface exists for each samples. A  $\approx$ 50 mV deviation is observed for the thinnest SiO<sub>2</sub> underlayer, most probably due to more HfO2 defects formed on the thinner SiO<sub>2</sub> buffer layer, to cause more fixed oxide charge  $(\approx 2 \times 10^{11}/\text{cm}^2)$ , which shifts  $V_{\text{fb}}$  to a more negative value. The inset in Fig. 6 is an example of how  $V_{\rm fb}$  can change with annealing, in this case, for the  $Ta_{1-x}Al_xN_y/HfO_2(3 \text{ nm})/SiO_2$ (6 nm) gate stack.  $V_{\rm fb}$  is seen to change dramatically with annealing, indicating a change in  $\Phi_m$ . For the 1000 °C RTA, the data for  $x \le 0.3$  are missing because most of the devices failed.

The  $\Phi_m$  of the metal gate electrode is one of the most important CMOS transistor design parameters. We can extract  $\Phi_m$  from an extrapolation of  $V_{\rm fb}$  versus EOT [26]

$$V_{\rm fb} = \left(\frac{\Phi_m - \Phi_s}{q}\right) - \frac{\rho_1}{\varepsilon_{\rm ox}} \text{EOT}_1^2 - \frac{Q_1}{\varepsilon_{\rm ox}} \text{EOT}_1 - \frac{Q_2}{\varepsilon_{\rm ox}} \text{EOT}$$
 (1)

where  $\Phi_m$  and  $\Phi_s$  are the work functions of the metal gate electrode and Si; q is the electronic charge;  $\rho_1$  is the bulk charge in HfO<sub>2</sub>; EOT<sub>1</sub> is the EOT of the HfO<sub>2</sub> layer;  $\varepsilon_{\rm ox}$  is the static




Fig. 4. Maps of the extracted EOT for the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y/{\rm HfO}_2(3~{\rm nm})/{\rm SiO}_2$  (6 nm) gate stack. The maps under different thermal budgets are shown. (a) FGA. (b) 900 °C. (c) 950 °C. (d) 1000 °C. The missing points are bad devices. The nominal EOT is  $\approx$ 6.7 nm. Only compositions with x=0.05 to 0.5 in the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  composition spread are shown.




Fig. 5. Map of the leakage current density  $(J_L)$  measured at an applied dc gate bias of 1 V for the  $\text{Ta}_{1-x}\text{Al}_x\text{N}_u/\text{HfO}_2(3 \text{ nm})/\text{SiO}_2(4 \text{ nm})$  gate stack.

dielectric constant of  $SiO_2$ ;  $Q_1$  and  $Q_2$  are the fixed oxide charges at the  $HfO_2/SiO_2$  and  $SiO_2/Si$  interfaces, respectively; and EOT is the total EOT ( $SiO_2$  plus  $HfO_2$ ). The intercept of the extrapolation of (1) I is equal to

$$\left(\frac{\Phi_m - \Phi_s}{q}\right) - \frac{\rho_1}{\varepsilon_{\text{OX}}} \text{EOT}_1^2 - \frac{Q_1}{\varepsilon_{\text{OX}}} \text{EOT}_1.$$
 (2)

For negligible reactions in the gate stacks such as FGA and after 900 °C, this can be reduced to

$$\Phi_m = q^* I + \Phi_s \tag{3}$$

since it can be assumed that  $\rho_1$  and  $Q_1$  are small. I and  $\Phi_s$  are known quantities; thus,  $\Phi_m$  can be readily determined. For extensive reactions in the gate stacks such as after 950 °C




Fig. 6. Plot of the extracted flatband voltage  $(V_{\rm fb})$  for the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  composition spreads.  $V_{\rm fb}$  was observed systematically decreasing with increasing Al ratio for the four  ${\rm HfO}_2(3~{\rm nm})/{\rm SiO}_2$  (4, 5, 6, or 10 nm) gate stacks after FGA. The inset is an example of how  $V_{\rm fb}$  can change with annealing (FGA, 900 °C, 950 °C, and 1000 °C), in this case, for the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y/{\rm HfO}_2(3~{\rm nm})/{\rm SiO}_2$  (6 nm) gate stack.

or higher, interactions have occurred at the various gate stack interfaces and that  $\rho_1$  and  $Q_1$  are no longer insignificant. Thus

$$\Phi_m = q^* \left( I + \frac{\rho_1}{\varepsilon_{\text{ox}}} \text{EOT}_1^2 + \frac{Q_1}{\varepsilon_{\text{ox}}} \text{EOT}_1 \right) + \Phi_s.$$
 (4)

In Fig. 7, for the FGA data,  $\Phi_m$  is derived through (3). One can observe that  $\Phi_m$  systematically decreases with increasing incorporation of Al, which is consistent with the empirical relationship between Pauling electronegativity and the effective  $\Phi_m$ , which states that elements with smaller electronegativities tend to lower  $\Phi_m$  [27]. The geometric mean electronegativities for TaN and Al are 2.14 and 1.61, respectively. The  $\Phi_m$  values decrease from  $\approx$ 4.9 eV(x=0.05) to  $\approx$ 4.75 eV(x=0.05), which are higher than the few values reported in the literature




Fig. 7. Plot of the extracted work functions  $(\Phi_m)$  for the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  composition spreads.  $\Phi_m$  was extracted after FGA, 900 °C, and 1000 °C as a function of Al content.  $\Phi_m$  with x<0.3 after 1000 °C could not be mapped due to the degradation of the capacitor characteristics.

[14], possibly for the following reasons: 1) in the present case, no capping layers were deposited on top of the  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  composition spread to minimize oxidation. Oxidation may cause the electronegative O atoms to form negative dipoles in the interfaces of  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y/{\rm HfO}_2$ , thereby increasing  $\Phi_m$  [28], [29]; 2) the N/Ta ratio ( $\approx$ 1.24) is significantly higher than the literature values. It has been reported that higher N ratio in metal nitrides can result in higher  $\Phi_m$  [30].

After 900 °C RTA,  $\rho_1$  and  $Q_1$  might be still small, as discussed earlier. The extracted  $\Phi_m$  shows a systematic increase in the FGA value of  $\Phi_m$  ( $\approx$ 0.1 eV) over most of the composition range, due to further oxidation of the  $Ta_{1-x}Al_xN_y$  metal gates. This suggests similar amount of interfacial negative dipoles created in the interfaces of  $Ta_{1-x}Al_xN_y/HfO_2$ . Compared with the Ta<sub>0.67</sub>Al<sub>0.33</sub>N/SiO<sub>2</sub>/Si gate stack in the literature [31], we find our value, with the same Al content, to be  $\approx 0.12$  eV lower. This might be due to a different degree of Fermi level pinning for HfO<sub>2</sub>/SiO<sub>2</sub> dielectrics [32], as compared to SiO<sub>2</sub>. In general, the 900 °C  $\Phi_m$  values show an almost parallel decreasing trend with Al content as the FGA case, except for Al values of  $\leq 0.1$ .  $\Phi_m$  peaks and then decreases. A similar peaking trend was also observed by Alshareef et al. [14]. A possible mechanism might involve the relatively easier oxidation tendency and interdiffusion of Al atoms to result in nonnegligible oxide charge at this composition range. When a small amount of Al  $(x \le 0.1)$  is incorporated into the TaN matrix, octahedral Al sites with a charge of +3 are favored after 900 °C anneal. The interaction between Al<sup>3+</sup> and the HfO<sub>2</sub> native defects (such as oxygen vacancies) causes the formation of positively charged oxygen vacancies, resulting in more positive fixed oxide charge [33], [34] and decreasing  $\Phi_m$  for  $x \leq 0.1$ . After 1000 °C RTA, significant  $\rho_1$  and  $Q_1$  were created, and the degradation of the electrical properties was observed for the Ta-rich (x < 0.3) MOSCAPS, which resulted in an inability to systematically extract  $\Phi_m$  in this range. For  $x \geq 0.3$ , however, the MOSCAPS still showed robust electrical characteristics, and the corresponding relative  $\Phi_m$  [derived through (4)] could be extracted. As can be seen in Fig. 7, no significant differences were found compared to the 900 °C RTA. This might be a result of cancellation of different polarities of  $\rho_1$  and  $Q_1$ .

Although  $\rho_1$  and  $Q_1$  were not measured directly, one can still qualitatively estimate their effect on  $\Phi_m$  through the  $V_{\rm fb}$  shift.

From the previous arguments, we assume that the bulk and fixed oxide charges are almost negligible after 900 °C. Therefore, we can subtract the  $V_{\rm fb}$  values of  ${\rm Ta}_{1-x}{\rm Al}_x{\rm N}_y$  metal gates after 900 °C from those after the 1000 °C RTA. The values almost result from the net effect of the bulk and fixed oxide charges in the HfO2 and HfO2/SiO2 interfaces, respectively, assuming that the amount of interfacial dipoles are the same for 900 °C and 1000 °C RTAs. Finally, although the quantity  $Q_2$  does not contribute to  $\Phi_m$  directly, it is still a valuable parameter to look at, since one can gain insight into film quality. Our libraries exhibit a value of  $Q_2\cong 10^{12}/{\rm cm}^2$  for all the compositions after FGA. After the 900 °C anneal, more defects were removed in the  ${\rm SiO}_2/{\rm Si}$  interfaces, and  $Q_2$  was reduced by one order of magnitude, which is comparable with the literature values [14].

#### IV. CONCLUSION

We have demonstrated the efficiency of combinatorial methodology applied to  $Ta_{1-x}Al_xN_y$  alloys as metal gates on HfO<sub>2</sub> for CMOS applications. To the best of our knowledge, this is the first time that combinatorial methodology has been applied to systematically extract  $\Phi_m$  for the CMOS advanced gate stack.  $Ta_{1-x}Al_xN_y/HfO_2(3 \text{ nm})/SiO_2$  (4, 5, 6, or 10 nm) capacitor libraries were fabricated by reactive sputtering  $Ta_{1-x}Al_xN_y$  onto HfO<sub>2</sub> through a shadow mask. A standard program was used to fit C-V characteristics on over 2000 MOSCAPS to extract EOT and  $V_{\rm fb}$ . The EOT maps indicate that only limited interaction between the gate stack layers took place below 950 °C RTA. The  $\Phi_m$  of the  $Ta_{1-x}Al_xN_y$  libraries was systematically mapped over a wide  $(0.05 \le x \le 0.50)$ composition range, after forming gas, and 900 °C RTA. After 1000 °C RTA, only  $\Phi_m$  with compositions  $(0.30 \le x \le 0.50)$ could be extracted because of the MOSCAP failures, due to the high anneal temperature. Our results show that  $\Phi_m$  can be tuned as a function of gate metal composition, as well as annealing condition. The fixed oxide charges in the SiO<sub>2</sub>/Si interfaces show reasonably small values after 900 °C anneal. We suggest that Ta<sub>0.9</sub>Al<sub>0.1</sub>N<sub>1.24</sub> is potential to replace polysilicon for PMOS applications.

# ACKNOWLEDGMENT

The authors would like to thank A. Kerber, G. Lucovsky, and L. Pantisano for the helpful discussions.

# REFERENCES

- [1] International Technology Roadmap for Semiconductors, 2005. [Online]. Available: http://public.itrs.net
- [2] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-k gate dielectrics: Current status and materials properties considerations," *J. Appl. Phys.*, vol. 89, no. 10, pp. 5243–5275, May 2001.
- [3] P. A. Packan, "DEVICE PHYSICS: Pushing the limits," *Science*, vol. 285, no. 5436, pp. 2079–2081, Sep. 1999.
- [4] H.-S. P. Wong, "Beyond the conventional transistor," IBM J. Res. Develop., vol. 46, no. 2/3, pp. 133–168, Mar.–May 2002.
- [5] C. B. Samantaray and Z. Chen, "Reduction of gate leakage current of HfSiON dielectrics through enhanced phonon-energy coupling," *Appl. Phys. Lett.*, vol. 89, no. 16, pp. 162 903–162 905, Oct. 2006.
- [6] M.-H. Cho, K. B. Chung, and D.-W. Moon, "Electronic structure and thermal stability of nitrided Hf silicate films using a direct N plasma," *Appl. Phys. Lett.*, vol. 89, no. 18, pp. 182 908–182 910, Oct. 2006.
- [7] "International Technology Roadmap for Semiconductors (ITRS) 2007 Edition," *The Front End Processes*, pp. 21–26.

- [8] Y.-S. Suh, G. P. Heuss, J.-H. Lee, and V. Misra, "Effect of the composition on the electrical properties of TaSi<sub>x</sub>N<sub>y</sub> metal gate electrodes," *IEEE Electron Device Lett.*, vol. 24, no. 7, pp. 439–441, Jul. 2003.
- [9] C. Ren, D. S. H. Chan, X. P. Wang, B. B. Faizhal, M.-F. Li, Y.-C. Yeo, A. D. Trigg, A. Agarwal, N. Balasubramanian, J. S. Pan, P. C. Lim, A. C. H. Huan, and D.-L. Kwong, "Physical and electrical properties of lanthanide-incorporated tantalum nitride for n-channel metal-oxide-semiconductor field-effect transistors," App. Phys. Lett., vol. 87, no. 7, pp. 073 506–073 508, Aug. 2005.
- [10] C.-L. Cheng, K.-S. Chang-Liao, T.-C. Wang, T.-K. Wang, and H. C.-H. Wang, "Hf<sub>x</sub>Ta<sub>y</sub>N<sub>z</sub> metal gate electrodes for advanced MOS devices applications," in *Proc. Int. Symp. VLSI Technol., Syst., Appl.*, Hsinchu, Taiwan, R.O.C., pp. 1–2.
- [11] W. P. Bai, S. H. Bae, H. C. Wen, S. Mathew, L. K. Bera, N. Balasubramanian, N. Yamada, M. F. Li, and D.-L. Kwong, "Three-layer laminated metal gate electrodes with tunable work functions for CMOS applications," *IEEE Electron Device Lett.*, vol. 26, no. 4, pp. 231–233, Apr. 2005.
- [12] K. Choi, H. N. Alshareef, H. C. Wen, H. Harris, H. Luan, Y. Senzaki, P. Lysaght, P. Majhi, and B. H. Lee, "Effective work function modification of atomic-layer-deposited-TaN film by capping layer," *Appl. Phys. Lett.*, vol. 89, no. 3, pp. 032 113–032 115, Jul. 2006.
- [13] C. S. Park, B. J. Cho, and D.-L. Kwong, "An integratable dual metal gate CMOS process using an ultrathin aluminum nitride buffer layer," *IEEE Electron Device Lett.*, vol. 24, no. 5, pp. 298–300, May 2003.
- [14] N. Alshareef, K. Choi, H. C. Wen, H. Luan, H. Harris, Y. Senzaki, P. Majhi, B. H. Lee, R. Jammy, S. Aguirre-Tostado, B. E. Gnade, and R. M. Wallace, "Composition dependence of the work function of Ta<sub>1-x</sub>Al<sub>x</sub>N<sub>y</sub> metal gates," *Appl. Phys. Lett.*, vol. 88, no. 7, pp. 072 108– 072 110, Feb. 2006.
- [15] X.-D. Xiang and P. G. Schultz, "The combinatorial synthesis and evaluation of functional materials," *Physica C*, vol. 282–287, pp. 428–430, 1997
- [16] X.-D. Xiang, X. Sun, G. Briceno, Y. Lou, K.-A. Wang, H. Chang, W. G. Wallace-Freedman, S.-W. Chen, and P. G. Schultz, "A combinatorial approach to materials discovery," *Science*, vol. 268, no. 5218, pp. 1738–1740, Jun. 1995.
- [17] K.-S. Chang, M. Green, J. Suehle, E. Vogel, H. Xiong, J. Hattric-Simpers, I. Takeuchi, O. Famodu, K. Ohmori, P. Ahmet, T. Chikyow, P. Majhi, B.-H. Lee, and M. Gardner, "Combinatorial study of Ni-Ti-Pt ternary metal gate electrodes on HfO<sub>2</sub> for the advanced gate stack," *Appl. Phys. Lett.*, vol. 89, no. 14, pp. 142 108–142 111, Oct. 2006.
- [18] K.-S. Chang, M. Aronova, O. O. Famodu, I. Takeuchi, S. E. Lofland, J. Hattrick-Simpers, and H. Chang, "Multimode quantitative scanning microwave microscopy of *in situ* grown epitaxial Ba<sub>1-x</sub>Sr<sub>x</sub>TiO<sub>3</sub> composition spreads," *Appl. Phys. Lett.*, vol. 79, no. 26, pp. 4411–4413, Dec. 2001.
- [19] M. L. Green, K.-S. Chang, S. De Gendt, T. Schram, and J. Hattrick-Simpers, "Application of combinatorial methodologies for work function engineering of metal gate/high-k advanced gate stacks," *Microelectron. Eng.*, vol. 84, no. 9/10, pp. 2209–2212, Sep./Oct. 2007.
- [20] J. R. Hauser and K. Ahmed, "Characterization of ultra-thin oxides using electrical C-V and I-V measurements," in Proc. Int. Conf. Characterization Metrol. ULSI Technol., 1998, pp. 235–239.
- [21] M. Gutowski, J. E. Jaffe, C.-L. Liu, M. Stoker, R. I. Hegde, R. S. Rai, and P. J. Tobin, "Thermodynamic stability of high-K dielectric metal oxides ZrO<sub>2</sub> and HfO<sub>2</sub> in contact with Si and SiO<sub>2</sub>," Appl. Phys. Lett., vol. 80, no. 11, pp. 1897–1899, Mar. 2002.
- [22] Y. Xu and C. B. Musgrave, "Atomic layer deposition of high-k dielectrics on nitrided silicon surfaces," *Appl. Phys. Lett.*, vol. 86, no. 19, pp. 192110–192112, May 2005.
- [23] C. S. Lai, W. C. Wu, T. S. Chao, J. H. Chen, J. C. Wang, L.-L. Tay, and N. Rowell, "Suppression of interfacial reaction for HfO<sub>2</sub> on silicon by pre-CF<sub>4</sub> plasma treatment," *Appl. Phys. Lett.*, vol. 89, no. 7, pp. 72 904– 72 906, Aug. 2006.
- [24] P. K. Park and S.-W. Kang, "Enhancement of dielectric constant in HfO<sub>2</sub> thin films by the addition of Al<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 89, no. 19, pp. 192 905–192 907. Nov. 2006.
- [25] M. Depas, B. Vermeire, P. W. Mertens, M. Meuris, and M. M. Heyns, "Wear-out of ultra-thin gate oxides during high-field electron tunnelling," *Semicond. Sci. Technol.*, vol. 10, no. 6, pp. 753–758, Jun. 1995.
- [26] J. K. Schaeffer, C. Capasso, R. Gregory, D. Gilmer, L. R. C. Fonseca, M. Raymond, C. Happ, M. Kottke, S. B. Samavedam, P. J. Tobin, and B. E. White, Jr., "Tantalum carbonitride electrodes and the impact of interface chemistry on device characteristics," *J. Appl. Phys.*, vol. 101, no. 1, pp. 014503–014509, Jan. 2007.

- [27] J. K. Schaeffer, D. C. Gilmer, C. Capasso, S. Kalpat, B. Taylor, M. V. Raymond, D. Triyoso, R. Hegde, S. B. Samavedam, and B. E. White, Jr., "Application of group electronegativity concepts to the effective work functions of metal gate electrodes on high-k gate oxides," *Microelectron. Eng.*, vol. 84, no. 9/10, pp. 2196–2200, Sep./Oct. 2007.
- [28] T. C. Leung, C. L. Kao, and W. S. Su, "Relationship between surface dipole, work function and charge transfer: Some exceptions to an established rule," *Phys. Rev. B, Condens. Matter*, vol. 68, no. 19, pp. 195408– 195413. Nov. 2003.
- [29] C.-L. Cheng, C.-W. Liu, and J.-T. Jeng, "Work function tuning of the Ti<sub>x</sub>Ta<sub>y</sub>N metal gate electrode for advanced metal—oxide—semiconductor devices applications," *Appl. Phys. Lett.*, vol. 90, no. 6, pp. 062114— 062116, Feb. 2007.
- [30] P. Majhi, H.-C. Wen, K. Choi, H. Alshareef, C. Huffman, and B. H. Lee, "A systematic study of the influence of nitrogen in tuning the effective work function of nitrided metal gates," in *Proc. IEEE VLSI-TSA*, 2005, pp. 105–106.
- [31] B. Chen, R. Jha, and V. Misra, "Work function tuning via interface dipole by ultrathin reaction layers using AlTa and AlTaN alloys," *IEEE Electron Device Lett.*, vol. 27, no. 9, pp. 731–733, Sep. 2006.
- [32] H. Y. Yu, C. Ren, Y.-C. Yeo, J. K. Kang, X. P. Wang, H. H. H. Ma, M.-F. Li, D. S. H. Chan, and D.-L. Kwong, "Fermi pinning-induced thermal instability of metal-gate work functions," *IEEE Electron. Device Lett.*, vol. 25, no. 5, pp. 337–339, May 2004.
- [33] R. S. Johnson, G. Lucovsky, and I. Baumvol, "Physical and electrical properties of noncrystalline Al<sub>2</sub>O<sub>3</sub> prepared by remote plasma enhanced chemical vapor deposition," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 19, no. 4, pp. 1353–1360, Jul. 2001.
- [34] M. Haverty, A. Kawamoto, K. Cho, and R. Dutton, "First-principles study of transition-metal aluminates as high-k gate dielectrics," *Appl. Phys. Lett.*, vol. 80, no. 15, pp. 2669–2671, Apr. 2002.



Kao-Shuo Chang was born in Taiwan, R.O.C., in 1970. He received the B.S. degree in applied chemistry from the National Sun Yat-Sen University, Kaohsiung, Taiwan, in 1993, the M.S. degree in applied chemistry from the National Chiao Tung University, Hsinchu, Taiwan, in 1995, and the Ph.D. degree in materials science from the University of Maryland, College Park, in 2004.

He is an Assistant Research Scientist with the Department of Materials Science and Engineering, University of Maryland, and a Guest Researcher with

the National Institute of Standards and Technology, Gaithersburg, MD. He is currently focusing on the exploration of metal gate electrodes on high-k dielectrics for the advanced gate stacks [metal—oxide—semiconductor (MOS)] using combinatorial methodologies, including fabrication, processing, and electrical characterization of devices. He has published over 30 refereed papers and is the holder of one U.S. patent.

Dr. Chang is a member of the Materials Research Society.



Martin L. Green was born in New York City in 1949. He received the B.S. and M.S. degrees from the Polytechnic Institute of Brooklyn, Brooklyn, NY, in 1970 and 1972, respectively, and the Ph.D. degree in materials science from MIT, Cambridge, MA, in 1978.

He is the Leader of the Functional Properties Group, Materials Science and Engineering Laboratory, National Institute of Standards and Technology (NIST), Gaithersburg, MD. His group incorporates experimental, as well as computational, approaches

for understanding the fundamental properties of functional (electronic, magnetic, multiferroic, thermoelectric, optical, and chemical) materials, for the benefit of NIST's U.S. industrial stakeholders He is responsible for the supervision of 16 staff and associates. Before coming to NIST in 2003, he was an Agere/Sematech Assignee at IMEC, Leuven, Belgium, working on the advanced gate dielectric program. Prior to that, he was with Bell Labs/Lucent Technologies/Agere Systems for 27 years. He is the author/coauthor of over 135 refereed papers and eight books, and is the holder of 12 U.S., as well as numerous foreign, patents. He has delivered over 65 invited talks at national and international scientific conferences.

Dr. Green is very active in the materials science community, and he served as the President of the Materials Research Society in 2001. He is also a member of TMS.



Jason R. Hattrick-Simpers received the B.S. degree in mathematics and physics from Rowan University, Glassboro, NJ, in 2002 and the Ph.D. degree in materials science and engineering from the University of Maryland, College Park, in 2007.

He is currently a National Research Council Fellow with the National Institute of Standards and Technology, Gaithersburg, MD. His current research interests are in the application of combinatorial methodologies to materials for energy storage and magnetic materials.

Dr. Hattrick-Simpers has been a member of the Materials Research Society (MRS) and the American Physical Society since 2002. He is a member of the Society of Physics Students Sigma Pi Sigma national honor society. As an undergraduate, he received the MRS Undergraduate Research Initiative Award in 2002. He was an Achievement Awards for College Students ARCS Fellow from 2003 to 2004. He was awarded the NRC Postdoctorate position from the Academy of Sciences in 2007.



**Ichiro Takeuchi** received the B.S. degree in physics from the California Institute of Technology, Pasadena, in 1987 and the Ph.D. degree in physics from the University of Maryland, College Park, in 1996.

He is an Associate Professor with the Department of Materials Science and Engineering and the Center for Superconductivity Research, University of Maryland. His research interests include novel multilayer thin-film devices, scanning probe microscopes, and the development of combinatorial materials sci-

ence methodology. He was a Postdoctoral Research Fellow with the Lawrence Berkeley National Laboratory from 1996 to 1999.

Dr. Takeuchi received the Office of Naval Research Young Investigator Award in 2000 and the National Science Foundation's CAREER Award in 2001.



**John S. Suehle** (SM'95) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of Maryland, College Park, in 1980, 1982, and 1988, respectively.

Since 1982, he has been with the Semiconductor Electronics Division, National Institute of Standards and Technology, Gaithersburg, MD, where he is the Leader of the CMOS and Novel Devices Group. His research activities include failure and wear-out mechanisms in semiconductor devices, radiation effects in microelectronic devices, microelectro-

mechanical systems, and metrology issues relating to future electronic devices. He has authored or coauthored over 170 technical papers or conference proceedings and is the holder of five U.S. patents.

Dr. Suehle serves as an Editor of the IEEE TRANSACTIONS ON ELECTRON DEVICES in the reliability area and has served as a Guest Editor of the IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY. He holds positions on the management committees of the IEEE International Electron Devices Meeting, IEEE International Reliability Physics Symposium, and the IEEE International Integrated Reliability Workshop. He serves as the Chairman of the Oxide Integrity Working Group of the EIA/JEDEC JC 14.2 Standards Committee and is a member of Eta Kappa Nu.



Ozgur Celik received the B.S. degree in chemistry from the Middle East Technical University, Ankara, Turkey, in 1999 and the M.S. degree in chemistry from Bilkent University, Ankara, in 2001. He is currently working toward the Ph.D. degree in the Department of Chemistry and Chemical Biology, Rutgers University, Piscataway, NJ.

His thesis research includes metal gate and band alignment issues in MOS structures. He is also doing research on gas phase dry etching of metal thin films.



**Stefan De Gendt** received the B.S., M.S., and Ph.D. degrees in chemistry from the University of Antwerp, Antwerp, Belgium.

During his Ph.D. work, he has been affiliated to the Belgian Science Foundation (FWO). He was a Research Scientist with IMEC, Leuven, Belgium, in 1996, researching and developing ultraclean processes for silicon cleaning and pretreatment. His main research topics dealt with metallic contamination control and development of ozonated chemistries. In 1999, he became involved in the

research program on alternative dielectric materials (high-k) for gate stack applications. Until 2006, he has been the Program Manager of high-k and metalgate program, IMEC, which involves the partnership of several leading edge IC and equipment manufacturers. Since 2007, he has been the Program Manager of post-CMOS nano program, IMEC, dealing with carbon nanotubes, semiconducting nanowires, and graphene. Since 2003, he has also been with the Chemistry Department, Katholieke Universiteit Leuven, Leuven. He has authored or coauthored over 150 publications.