

Monolithic Silicon Wafer Line-Width Standards

PROJECT LEADER: Craig McGray (NIST)

COLLABORATORS: Richard Kasica, George Orji, Ronald Dixson, Michael Cresswell, Richard Allen, Jon Geist (NIST)

GOAL

To develop nanoscale linewidth standard materials with near-atomically-smooth surfaces in order to improve the traceability of the meter.

KEY ACCOMPLISHMENTS


Achieved sidewall roughness as low as 0.6 nm (two atoms).

Fabricated a full range of widths from 200 nm down to 5 nm for linearity assessment.

KEY NANOFAB PROCESS

Electron beam lithography to define lines for chemical etching.

A scanning electron micrograph of a next-generation linewidth standard structure where the center line is defined by the two adjacent crystallographically-etched hexagonal pits. The 3D topography of the central structure as measured by atomic force microscopy.



REFERENCES

Comparison of measurement techniques for linewidth metrology on advanced photomasks, S. Smith, A. Tsiamis, M. McCallum, A. Hourd, J. T. M. Stevenson, A. J. Walton, R. G. Dixson, R. A. Allen, J. E. Potzick, M. W. Cresswell, and N. G. Orji, *IEEE Transactions On Semiconductor Manufacturing* **22**, 72-79 (2009).

RM 8111: Development of a prototype linewidth standard, M. Cresswell, W. F. Guthrie, R. G. Dixson, R. A. Allen, C. E. Murabito, and J. V. Martinez De Pinillos, *Journal of Research of the National Institute of Standards and Technology* **111**, 187-203 (2006).